Abstract Due to high functionality integration in electronic devices and the ever increasing requirements for low power devices, there is an urgent need for novel low power approaches. The advancement in technology scaling has made it feasible to incorporate the extra functionality, however by increasing devices sensitivity to variations, the overall device yield decreases. Process and temperature variations are the biggest contributing factors in delay and leakage current, especially in mixed-signal circuitry. This paper considers the possibility of reducing the effect of variations to improve linearity on transistor-only DACs (MOSFET DAC) operating in weak inversion. The main drawback in biasing a transistor in the weak inversion region is the poor transistor mismatch which will affect the overall linearity. However, the mismatch can be reduced by introducing a compensation circuits. The circuits are designed with 0.13jim ST-Microelectronic low leakage CMOS technology.
INTRODUCTION
Metal Oxide Semiconductor (MOS) transistor scaling has made it feasible to improve circuit performance and transistor density. However, as the dimensions of a MOS device are continuously scaled down to sub-micron, approaching the physical limit of fabrication process, new problems arise. One of the major problems is the exponential increase in leakage current with oxide scaling. For this reason MOS transistor becomes increasingly sensitive to process and temperature variations [1] . For example, temperature variation effects electron migration in MOS, particularly the drain current in sub-threshold region. Hardware implementation of very large scale mixed-signal integrated circuit usually consists of the same cell placed adjacently in two dimensional arrays for parallel processing with additional analog peripheries. The effects of these variations in a mixed-signal environment will jeopardize the linearity of analog circuitry, which will affect the overall system performance. One way to prevent the system from malfunctioning is to design the analog circuitry to be more immune to (1) indicates that the wide output voltage swings from VREF+ to VREF. However, the non-inverting op-amp connection to the R-2R ladder will introduce linearity problem.
B. Current mode DAC
In typical current mode R-2R DAC, the voltage references are scaled statically with the resistor weight, which results in constant currents flowing through the ladder network, as depicted in Fig. 2 . The branch currents flowing through the R-2R ladder network are diverted, either to resistor feed-backed inverting input of the op-amp or to the VREF, which is connected to non-inverting input ofthe operational amplifier by binary weighted input switches. The final output of the DAC is 2at La Trobe University from 1 July 2006 decided from the summation of current on each ladder branch, which can be written as The DAC's total output voltage is the subtraction of the current from the voltage references and the total current on each branch, which results in lower output swings than the power supply voltage (Vdd). However, it is beneficial to have a wide output swing as in voltage mode DAC and having a fixed common mode input as in current mode DAC. Both properties can be achieved by: * Re-arranging the bits selector and the resistor ladder * Keeping the common mode voltage of the op-amp fixed. As result, the modified wide swing current mode DAC can be seen in Fig. 3 . The total current flowing into the inverting input from each branch of the operational amplifier can be described in (3). Bult and Geelen in 1992, which considered as an alternative to the traditional resistor ladder [2] . The currents are divided in the similar fashion to the resistor ladder, so that the currents are binary weighted in each branch, as shown in (5).
The W-2W network, shown in Fig. 4 , splits the current depending on the bias voltage (VBias) conditions of the transistors, which mean the transistors can either operate in weak or strong inversion, in other words triode or ohmic region. One can easily observe the similarity of the way current splits in W-2W and R-2R, by the arrangement of two 2W transistors in series is equivalent to one W transistor, and the combination of two W transistors in parallel is equivalent to one 2W transistor [3] . The intercorrelation mismatch in MOSFET-only DAC is related to the ladder arrangement of the transistors. Consider  Fig. 4 , it can be seen that the mismatch current IREF, is due only to the mismatch in transistor MI of size W/L. However, the mismatch current IREF/2 is due to mismatch in transistor MI and M2, and the current mismatch IREF/ 4 is related to MI, M2, and M3, and so on. In general, the last transistor in the ladder is experiencing serious mismatch carried over from the previous transistors' mismatch.
A. Intercorrelation Mismatch Correction Transistor
The intercorrelation mismatch can be reduced by averaging the DAC current with output from few exact replicas of the DAC [4] . By placing a few of the DAC layout adjacent to each APCCAS 2006 _ other will average the random mismatch effects and improve linearity. The disadvantage in averaging method is the current output is four times the current in single DAC, hence higher power dissipation. Another alternative way to reduce the effect of the intercorrelation mismatch is to directly reduce the current flowing inside the DAC, either by adding another 2W/L transistor in series to ground (VREF-) path, lowering the bias current (applied to VBIas) or larger transistor dimensions (W/L).
Consider the additional transistor inside the dotted box in Fig B. VBias As discussed above, VBiaS manages current steered DAC so that it could operate in either strong or weak inversion mode, and the splitting method still works the same way. However, as far linearity is concern, lowering the VBias has a beneficial impact on linearity. Lowering VBias reduces transistor operating region, hence reducing the mismatch current in the ladder, as depicted in Fig. 6 Figure 6 . Bias effect on linearity C. Transistors Dimmension Transistor dimension (W/L) has an important part in DAC intercorrelation mismatch, as the transistor size directly modify the current flowing under a certain biasing voltage. Fig. 8 provides hints on how the linearity of current biased DACs related to transistor size. Four different transistors geometry were simulated, mainly from W=L of 10 ptm to 0.2 ptm. Simulation shows that bigger transistor size has noticeable impact on linearity (W=L=10 ptm), which is mainly due to excess current introduced to the circuit. This justifies that intercorrelation mismatch increases as more current is introduced in the circuit. On the other hand, very small transistor size induces large deviations on the transistor electrical parameter, which would affect the DAC overall dynamic range due to unexpected large variations. Therefore, a careful selection of transistors size is required, which can be found in [6] . In this paper, transistors size of W=L=5 ptm were selected for MOSFET current steered DAC circuit. Fig. 10 . The total power dissipated by the DAC system is very low, as tabulated in Table I . 
